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Abstract— This paper presents a new scheme for designing 
residue generators using threshold logic. This approach is based 
on the periodicity of the series of powers of 2 taken modulo 
kn ±2 . In addition, a new algorithm is proposed to obtain a new 
set of partitions which are more advantageous in terms of area 
and delay for the presented topology. Experimental results in the 
analized range of k and n show that new proposed circuits using 
the novel partitioning are 70% faster and provide area savings of 
64%, when compared with similar circuits using the partitioning 
methods  presented to date. 
Keywords- generator modulo A, residue number systems, 
binary-to residue number systems converter, threshold logic. 
I. INTRODUCTION 
Residue arithmetic has been used in digital computing 
systems for many years [1]. The modular characteristic of the 
Residue Number System (RNS) offers the potential for high-
speed and parallel arithmetic. RNS is a carry-free arithmetic 
system that improves the computation performance, and 
exhibits more parallelism and smaller area [1-2]. Arithmetic 
operations, e.g. addition, substraction, and multiplication can 
be carried out on residue digits independently and concurrently 
more efficiently than the conventional two’s complement 
systems [1]. RNS has shown significant efficiency in 
implementing different types of Digital Signal Processing 
(DSP) applications, such as filtering [3], FFT computation [4], 
fault-tolerant computer systems [5], communication [6], and 
cryptography [7]. 
Whatever the application, RNS uses a number of residue 
generators which forms binary-to-residue converters [1,8-9]. 
However, residue converters can compromise the speed of the 
whole system. The most well-known RNS moduli set is formed 
by three-moduli RNS }2,2,2{ kk nnn +−  with 1=k . This 
moduli set has attracted attention since it is well suited for 
effective regular VLSI implementations [10] and very efficient 
combinational converters from/to the binary system exist [11]. 
Different moduli sets have been proposed for the direct/reverse 
conversion to increase the parallelism and the dynamic range to 
nm 4= , for example }32,12{ ±± nn  [12], and }2,12{ 2nn ±
[13]. In addition, another four moduli set can be derived 
}2,2,2,2{ 4321 kkkk
nnnn ++++  with 321 ,, kkk  and 4k
positive/negative odd numbers or zero, chosen in such a way 
that a valid group of co-prime numbers is obtained [8]. The 
generators kn ±2  with k odd and 3≥k  are more complex than 
the ones with 1=k . However, some aplications of this sorts of 
residue generators to the field of DSP have been proposed in 
[5], [14]. At the present, one of the most efficient generator 
mod kA n ±= 2  are implemented using the periodic properties 
of powers of two modulo A,
A
j2  [14]. This paper proposes a 
quite different approach to build any moduli set with an 
appropiate dinamic range, which is based on the concept of 
threshold gate (TG) [15], rather than the traditional logic. TG 
logic allows for the implementation of more complex functions 
while reducing the logic depth and gate count, when compared 
with traditional logic gates [16]. 
In this paper we propose an improved topology for residue 
generators mod A. The implementation of this topology is 
carried out in threshold logic, which takes advantages of a 
novel input partitioning also proposed herein. Experimental 
results show that new residue generators using the novel 
partitioning can achieve improvements over 60% both area and 
delay in comparison with other ways of partitioning. This paper 
is organized as follows. Section II presents the topology based 
on threshold gates and the parameters which define them. 
Section III introduces the mathematical groundwork for the 
periodicity of the series powers of 2 carried out by mod A. In 
addition, a new efficient algorithm to compute the periodicity 
of any A is proposed. Section IV details the proposed general 
design. Section V presents a complexity analysis, in terms of 
delay and area, of the obtained circuits which are completed 
with the experimental results of Section VI. A summary of the 
work proposed is presented in Section VII. 
II. GENERATOR MOD A
An m-input Boolean function ( )011 ,,, xxxf m ?− , which 
can be defined by ( )1+m  real numbers (threshold T and 
weights 011 ,,, wwwm ?− , where weight iw  is associated with 
variable ix ) in such a way that: 
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where ]1,0[∈ix  and the multiplication and summation are 
arithmetic rather logic operations, is called a threshold 
function. 
In a generator mod A with m input , },,...,{ 011 xxxm−  and a
outputs represented as a set of residues },,...,{ 011 sssa− , where 
? ?Aa 2log= . The generator converts an integer j
m
j
j xX ?
−
=
=
1
0
2
into j
a
j
j
A
sX ?
−
=
=
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2 , i.e., it computes: 
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The direct division of X by A to find the remainder is an 
inefficient solution. The technique proposed in [1] give us an 
improved algorithm based on the expression: 
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If the values of 
A
j2  are directly available, 
A
X  can be 
computed by merely adding mod A these terms 
A
j2  for which 
1=jx . In addition, these functions are periodic functions and 
so they can be implemented [15] by using separate TG 
networks. 
Figure 1 shows an efficient topology to implement a residue 
generator mod A in a single TG network [16]. The threshold 
gate network has m inputs },,...,{ 011 xxxm−  with associated 
weights { }
AAA
m 011 2,2,,2 ?− , represented on the left side 
of each threshold gate,  which provides the sequences of 
residues. The value of the threshold, T, is showed in the lower 
right corner of each gate. Lets define the summatory of the 
sequence of residues as: 
         ? −
=
=
1
0
2
m
j A
jS   ,                                                      (4) 
which has a size of bits of ( )? ?1log2 += St . The value of 
RAQS += · , provides the the quotient Q and the reminder R.
The )1( +r  bit binary number [ ]aara SSS ,,, 1++ ? , where 
          ( )? ? ? ?( )? ?ASQr /loglog 22 == ,                               (5) 
represents the quotient Q, and the a-bit number 
[ ]011 ,,, SSSa ?−  is the binary representation of the remainder 
R. In terms of delay, the division operation is implemented in 
       ? ? ( )? ?( )QAL 22 loglog +=                                           (6) 
levels by using also L threshold gates. In terms of area, the 
main contribution of hardware is not given by the weights of 
the inputs but by the exponential increase of the weights 
associated to the quotient output, Ar2 . This topology presents 
an unfeasible power-delay trade-off for a large values of r.
Therefore, a more efficient scheme which reduces the value of 
the summatory of the sequence of residues is required. The 
proposal scheme is based on the periodic properties of powers 
of two mod A.
III. PERIODIC  PROPERTIES OF 
A
j2
The periodicity of the series of 
A
j2  [14] will be of key 
importance for designing new generators mod A.
A. Generator Mod A based on the P(A) concept 
This sort of generator is based on the adapted definition of 
period of the odd module A P(A) [17] which is described  as 
follows:
• Definition 1: The period of the odd module A P(A) is 
the minimum distance between two distinct 1’s in the 
array of residues of powers of 2 taken mod A, i.e P(A)
= 0|min{ >jj  and }1|2| =A
j . P(A) is simply called 
the period of A [14]. 
B. Generator Mod A based on the HP(A) concept 
This sort of generator is based on the adapted definition of 
half-period of the odd module A HP(A) [17] which is described  
as follows: 
• Definition 2: The half-period of the odd module A 
HP(A) is the minimum distance between a pair of 
subsequent 1 and 1−A  in the array of residues of 
powers of 2 taken mod  A. (Note that 1−A  mod 
1−≡A ). 
Whereas P(A) exists for any A, HP(A) exists for some A
only. HP(A) is called a half-period because if it exists then 
)(·2)( AHPAP = . Several rules between them are derived in 
[14] given a generalization of the concept widely used in the 
case of 1−=k . This concept sets that 
12
2
=
+k
za
a
, z  nonnegative integer and 1−=k ,                    (7) 
and with the concept of  P(A) is derived that 
A
j
A
jAzP 22 )( =+ , z  nonnegative integer,                               (8) 
similarly with the concept of HP(A) is derived that 
A
jz
A
jAzHP 2·)1(2 )( −=+ , z nonnegative integer.                    (9) 
C. Generator mod A based on a minimal summatory of 
contributions: 
This novel generator is based on a new algorithm herein 
proposed, which explores the possibility of using positive and 
negative residues in the array of powers of 2 (as in the HP(A)
case). This algorithm reduces the weight of the residue values 
in order to obtain a minimal weighted contribution for the 
summation of residues (4), and also for the value of r (5).  
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The proposed method to obtain the array of residues of 
powers of 2 is based on the property which establishes that for 
each jx , two values of residue exist  derived from 
A
j2 . This 
property is defined as follows, 
??
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0,
2
AbAAb
Abb
jj
jj
A
j                               (10)      
Choosing the smaller value between jb  and Abj −  a 
minimal summatory of contributions can be obtained. Let us 
denoted this minimum value of residue contribution by jv ,
which is obtained by the operation: Abv jj −−= iff
2/)1( −> Abj , otherwise jj bv = ; resulting jv  in the range 
? ? ? ? 12/12/ −≤≤+− AiA . Taking into account this idea, a 
novel algorithm is described applying that [14]: 
A
j
A
j v·22 1 =+                                                               (11) 
Applying (11) recursively we can derived the new 
algorithm (Algortihm 1). Up to now, to obtain array of residues 
of powers of 2 mod A, the calculation of each 
A
j2  was 
required. However, with this new algorithm, arrays of residue 
presented in [14] can be derived without any residue 
calculation. Different cases to obtain the array of residues have 
been denoted as: case 1, case 2, and case 3 if they are P(A)
based, HP(A) based, or based on a minimal summatory of 
contributions, respectively. At line 10 is provided the residue 
sequence for case 3 in },,...,{ 011 vvvm− , whereas at line 17 and 
26 is provided the residue sequence for cases 1 and 2 
respectively in },,...,{ 011 bbbm− .
Algorithm 1 to obtain an array of residue values 
},,...,{ 011 vvvm−  with a minimal cost function in Smax
  1: for mj :1=
  2:  11 =v & jj vv ·21 =+ ;
      3:    if ? ?2/1 Av j >+
      4:     Avv jj −=+ ·21 ;
  5: elseif ? ?2/1 Av j −<+                    Case 3 
  6: Avv jj +=+ ·21 ;
  7:    else
  8: jj vv ·21 =+ ;
  9: end      
10: end 
11: for mj :1=
12:    if  0<jv
13: Avb jj += ;                                
14:    else                                               Case 1
15: jj vb = ;
16:    end 
17: end 
18: for mj :1=
19:   if  1−== Abj                                 
20:       for ? ?( ) jAji +−= 12/:            
21:       Abb ij −= ;
22:      end                                             Case 2
23:   else
24: jj bb = ;                     
25:   end                               
26: end 
                                                                                                                   
Fig. 1. General structure of the m-input generador mod A.
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As values of 
A
j2  are always less than A, weights 
associated with primary inputs in the TG network are 
drastically reduced from j2  to 
A
j2 , 1,,0 −= mj ? . So, the 
set of input variables },,...,{ 011 xxxm−  can be partitioned into 
iΓ  sets, where }2|{ ix
A
q
qi ==Γ , and ( ) 11 −≤≤−− AiA . In 
addition, the sets are fitted into 10 −≤≤ Ai ,
11 −<<+− AiA , ? ? ? ? 12/12/ −≤≤+− AiA  in case 1, 2 and 
3 respectively. 
In order to illustrate the concepts presented in this section 
an example for obtaining the three different arrays of residues 
for a 16-bit residue generator mod 13 is presented as follows. 
In case 1 the resulting array, with  15,,0 ?=j , is:
{ }8,4,2,1,7,10,5,9,11,12,6,3,8,4,2,12
13
}15,...,1,0{
=
=j
In case 2,  
{ }8,4,2,1,6,3,8,4,2,1,6,3,8,4,2,12
13
}15,...,1,0{
−−−−−−=
=j
and in case 3,  
{ }5,4,2,1,6,3,5,4,2,1,6,3,5,4,2,12
13
}15,...,1,0{
−−−−−−−=
=j
In all cases we can order the partitions into 12 sets iΓ , with 
the same weight i [14]. For example in case 1, },,{ 1200 xx=Γ
},,{ 1311 xx=Γ ..., }{ 117 x=Γ . Additionally, the weight, i,  of one 
set of partition may be different for each case, for example 9x
is included into the set 5Γ  in case 1, 8−Γ  in case 2, and 5Γ  in 
case 3.                                                                                           
IV. DESIGN PROCEDURE 
In this section, we present a novel scheme for the m-input 
generator mod A based on threshold gates for the three different 
ways of partitioning presented in the previous section. This 
generator mod A can be designed by using the following 
procedure: 
Step 1: Obtaining the array of residues of powers of 2 for m
bits by means of the proposed algorithm.  
Step 2: Standardize the range of the ouput of the residue 
generator to form the iΓ  sets in a positive range 10 −≤≤ Ai
as is in case 1. In cases 2 and 3 the residue generator output 
without any correction is in a range positive and negative. In 
[15] is proposed the addition of a correction term to obtain a 
typical range 10 −≤≤ Ai  in case 2. The correction value COR
is chosen as the minimum value that satisfies 
0
0
=+?
<∈
A
vj
j
j
CORb .
From [15] is derived that: 
     CORbS
m
j j
+=? −
=
1
0
                                                   (12) 
     
A
bj
j
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jA
jj
CORbbX ??
<∈>∈
++=
00
                                 (13) 
Is important to clarify that the COR factor in case 3 is 
obtained in the same way only replacing jb  by jv . From now 
on and since COR is a constant, the correction factor is added 
to the threshold value of each TG of the residue generator. 
Step 3: Once the sequence is defined and corrected we 
make the partition of the set of input bits },,...,{ 011 xxxm−  onto 
iΓ  sets, finishing the preparatory steps.  
Step 4: The last step consist in calculating the value of r,
which depends of the maximum summatory of all residue 
contributions CORS
A
m
j
j +=? −
=
1
0max
2  as is showed in (5).       
In order to better illustrate the design procedure, the design 
of a 20-bit generator mod 37 is presented. Table I summarizes 
the parameters COR, Smax, Q and r needed for the 
characterization of this case study. Figures 2 depicts the 
topology for cases 1, 2, and 3. The partitions for each case are 
derived as follows 
Case 1: The number of partitions is 36)37( =P . In this 
case the addition of COR is not needed, since there are no 
partitions with negative weights. The partitioning in this case is 
{ }01 x=Γ , { }12 x=Γ , ..., { }1935 x=Γ  so the addition of COR to 
the thresholds, is not needed.  
Case 2: In this case )37(20 HP>  since 18)37( =HP . In 
this case exists a correction factor 34=COR  obtained by 
03
37
=+ COR . In this case 34 is added to all thresholds in 
each TG. The resulting partitioning are { }1801 , xx=Γ ,
{ }1912 , xx=Γ , { }24 x=Γ  , ..., { }1718 x=Γ .
Case 3: A correction factor, 3=COR , is also required,  
obtained by 071
37
=+ COR , which is added to all thresholds 
in each TG. The partitioning in this case is { }1801 , xx=Γ ,
{ }1912 , xx=Γ , { }24 x=Γ , ..., { }1718 x=Γ .
Figure 2 depicts the complexity of the topologies with the 
differents ways of partitioning presented. The benefits  
exhibited in topology case 3 can be explained by the significant 
reduction in the value of Smax, Q and r presented in Table I. 
TABLE I
PARAMETERS FOR DESIGNING RESIDUE GENERATORS MOD 37 
COR maxS Q r
Case 1 0 402 10 3
Case 2 34 368 9 3
Case 3 3 177 4 2
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V. COMPLEXITY ESTIMATION AND COMPARISON
Improved residue generators mod A can be achieved with 
the use of the proposed way of partitioning, which reduces the 
value of the summatory of sequence of residues (4). The novel 
residue generator mod A based on the proposed algorithm (case 
3) is compared with the same topology using the other cases of 
partitioning [14]. All the designs were designed following the 
procedure described in Section IV. In order to obtain a reliable 
comparison of area and delay values, a simplified gate model 
based on the β-driven approach [18] is used. Fan-out and fan-in 
delays are not considered.
A. Delay Estimation 
To estimate the delay, we need to analyze the depth of the 
stages which provides the value of the quotient, Q, and the 
residue, R. The first stage of TGs has a depth of r, whereas the 
second one has a depth of a, as shown in Figure 1. Thus, the 
delay estimation is given by: 
raDelay +=                                                                   (14) 
Figure 3a depicts the delay estimation, in threshold gate 
levels for the new residue generator. These values reflect the 
average results for the several k odd numbers ]7,7[ +−∈ , for 
each n. It is noticeable that the topology using case 3 of 
partitioning is faster than the same topology using the other 
cases of partitioning, resulting in a delay reduction of at least 
6% in the whole range of analyzed n and k values.  
B. Area Estimation 
Let us consider the transistor-input area with an associated 
weight equal to 1 as the area unit used for this estimation. In 
our approach, an input jx  with an associated weight 
A
j2
imposes an increase of area transistor of 
A
j2  in comparison 
with an input with an associated weight equal to 1. Therefore, 
the measure of the area is carried out as the summation of all 
weighted contribution for each TG. With this, the overall 
estimation of area for the topology is: 
( ) ...)(222 10 ++⋅+⋅⋅+++= raSaAArea r?
     ( )21 2)2(2)1(2... ++−⋅+−⋅+ − ?rr rr                      (15) 
Fig. 3. Average comparisons for kn ±2 , being k odd numbers
]7,7[ +−∈ , (a) delay and (b) area. 
(b) 
(c) 
(b) 
(a) 
Fig. 2. Structure of the new 20-input generator mod 37, (a) case 1, (b) case 2 and (c) case 3. 
(a) 
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Figure 3b depicts the average area values, in terms of 
weighted contributions of inputs for each TG. As above, the 
average values were obtained for each value of n in the range 
of odd k ]7,7[ +−∈ . The obtained estimation suggests a 
significant area reduction for the topology using the proposed 
partitioning in comparison with the related art [14]. Thus, area 
reductions of at least 42%, are expected. The area estimation 
results indicate an exponential increase with n, for all three 
cases, giving an unfeasible power-delay trade-off for large 
values of n.
VI. EXPERIMENTAL RESULTS
In order to evaluate the performance of the proposed 
residue generators experimental results were also obtained and 
compared. The topologies have been validated in CADENCE 
using 0.13μm Standard technology from UMC. Simulations of 
gates for the β-driven approach with this technology have 
proven that the fan-in is limited to small values of weighted 
inputs. Note that the technology used is not optimized for the 
design of threshold gates. Nevertheless, experimental results 
for residue generators with 16 input bits with presented 
topology have been obtained and compared. 
TABLE II
EXPERIMENTAL RESULTS FOR CASES 1 AND 2 NORMALIZED TO CASE 3
Table II shows the obtained experimental results, regarding 
area and delay of residue generators modulo k+42 , for case 1 
and 2 normalized to the proposed case 3. The proposed 
topology with the novel method of partitioning exhibits equal 
or better area-delay trade-off in comparison with the related art 
presented in [14]. For example, in the particular case of residue 
generator mod 19 , ( )324 + , an are reduction of 1.64 times and 
a speed up of 1.70 are achieved for topology 3 when compared 
with topologies 1 and 2, respectively. 
VII. CONCLUSIONS
Novel methods to design residue generators modulo kn ±2 , 
for threshold logic are presented for any n and k. The threshold 
logic approach takes advatage of the periodic properties of the 
powers of two modulo kn ±2 . The proposed scheme reduces 
the hardware cost in comparison with traditional 
implementations using threshold gates. First, a novel algorithm, 
which exploits the periodic properties of the series of powers of 
2 taken from modulo kn ±2 , provides us with the sequences of 
residues in a more efficient way when compared with the 
existing state of the art. With this simpler algorithm, all the 
design can be derived for any value of n and k. The novel 
topology with three different ways to separate the partitions are 
compared, two from the related art, and the proposed one. The 
novel idea of separation shows to be advantageous in terms of 
area and delay, confirmed by both the theoretical analysis and 
the experimental results. These results suggest that 
improvements up to 64% in area and 70% in delay can be 
achieved. 
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 k -5 -3 -1 +1 +3 +5
Area
Case 1 1.62 1.63 1.14 2.51 2.14 1.12
Case 2 1.23 1.18 1.16 1.00 1.64 1.13
Delay 
Case 1 1.95 2.32 1.08 1.89 1.72 1.20
Case 2 1.33 1.18 1.08 1.00 1.70 1.20
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